Automated Pipeline Design

Daniel Kroening*  
Computer Science Dept., University of Saarland  
Im Stadtwald, B45  
D-66041 Saarbruecken, Germany  
kroening@cs.uni-sb.de

Wolfgang J. Paul  
Computer Science Dept., University of Saarland  
Im Stadtwald, B45  
D-66041 Saarbruecken, Germany  
wjp@cs.uni-sb.de

ABSTRACT
The interlock and forwarding logic is considered the tricky part of a fully-featured pipelined microprocessor and especially debugging these parts delays the hardware design process considerably. It is therefore desirable to automate the design of both interlock and forwarding logic. The hardware design engineer begins with a sequential implementation without any interlock and forwarding logic. A tool then adds the forwarding and interlock logic required for pipelining. This paper describes the algorithm for such a tool and the correctness is formally verified. We use a standard DLX RISC processor as an example.

Keywords  
Pipeline, Forwarding, Interlock

1. INTRODUCTION

1.1 Pipeline Design

Besides the mainstream microprocessors, there is a large market for custom designs which incorporate smaller RISC processor cores. These designs used to be simple sequential processors with low complexity, which are easy to verify. Nowadays, customers require cores with higher performance, which requires a pipelined design. Assuming a sequential design is given, the engineers’ job is to transform this design into a pipelined machine while maintaining full binary compatibility.

This task is described in many standard textbooks on computer architecture such as [21, 10] or [9]. The task consists of the following four steps:

1) The hardware is partitioned into pipeline stages,
2) structural hazards are resolved by duplicating components where possible,
3) in order to resolve the data hazards, forwarding (bypassing) logic has to be added,
4) interlock hardware has to be added where ever a structural hazard is left in the design or forwarding might fail.

In the open literature, steps 3) and 4), i.e., adding forwarding and interlock hardware, is usually considered the tricky and error prone part. This paper addresses how to automate the steps 3) and 4). We therefore assume that steps 1) and 2) are already done manually, i.e., we take a sequential machine which already has a pipeline structure. This machine is called prepared sequential machine [20].

We describe the algorithm used in order to do the transformation of the prepared sequential machine into a pipelined machine. Furthermore, we formally verified the correctness of that transformation using the theorem proving system PVS [8].

We think that critical designs should be a four-tuple: 1) the design itself, 2) a specification, 3) a human-readable proof, and 4) a machine-verified proof. Moreover, we think that there will be a considerable market for such four-tuples. However, the time required to manually write these proofs usually discourages vendors.

In addition to the forwarding and interlock hardware, our tool therefore also generates a proof of correctness for the new hardware. Assuming the correctness of the original sequential design, we conclude that the pipelined machine with forwarding and interlock is correct. The method is limited to in-order designs, out-of-order designs are not covered. The DLX RISC processor [10] serves as an example.

1.2 Related Work

The concept of prepared sequential machines is taken from [20]. Furthermore, [20] describes a manual transformation of a prepared sequential DLX into a pipelined DLX. In [15], Levitt and Olukotun verify pipelined machines by “deconstructing” the pipeline, i.e., by reverting the transformation.

There is much literature on verifying processors with formal methods. Using model-checking [6, 7], one achieves an impressive amount of automation but one suffers from the state space explosion problem. This is addressed by BDDs (binary decision diagrams) [4, 17]. Velev and Bryant [24] verify a dual-issue in-order DLX with speculation by automatically transforming the Burch and Dill pipeline flushing approach. The function units are abstracted by means of uninterpreted functions.

Theorem proving systems such as HOL [5], PVS [8], or ACL2 [13] do not suffer from the state space explosion problem. There has been much success in verifying complete, complex systems using theorem provers [2, 11, 22]. However, theorem proving systems involve much manual work. Recently, Clarke [3], McMillan [18, 19], and Dill et al. [1] apply classical theorem proving techniques for model- and equivalence-checking.

2. THE SEQUENTIAL MACHINE
We start with a sequential implementation of the design. This design is supposed to be partitioned into stages already. Let \( n \) denote the number of stages the design has. A microprocessor design consists of both registers and the (combinatorial) circuits between them.

Each register is assigned to a stage. By convention, a register \( R \) is assigned to the stage \( k \in \{0, \ldots, n-1\} \) that writes \( R \). Let \( R \in \text{out}(k) \) denote that \( R \) is an output register of stage \( k \).

During step 1) as described above, one introduces instances of specific registers in multiple stages. Thus, let \( R_k \) denote the instance of register \( R \) written by stage \( k-1 \). For example, a pipelined microprocessor might have instruction registers in stages two and three which are denoted by IR.2 and IR.3.

Each register has a given domain, i.e., the set of values the register might have. Let \( \mathcal{W}(R) \) denote this set. In analogy to \( \text{out}(k) \), let \( \text{in}(k) \) denote the set of registers a stage takes as inputs. For example, the first stage might want to read the value of the PC (program counter) register, thus \( \text{PC} \in \text{in}(0) \).

The designer is expected to provide a list of the names of the registers, their domain, and the stages they belong to. It is left to specify the data paths of the machine. Let \( R_1, \ldots, R_j \) denote the list of inputs registers of stage \( k \). Let \( R'_1, \ldots, R'_k \) denote the list of output registers of stage \( k \).

The (combinatorial) data paths of stage \( k \) are now modeled as mapping from the set of input values to the set of output values:

\[
f_k: \mathcal{W}(R'_1) \times \cdots \times \mathcal{W}(R'_k) \rightarrow \mathcal{W}(R_1) \times \cdots \times \mathcal{W}(R_j)
\]

For example, this includes circuits such as the ALU. In addition to that, let

\[
f_{k,R\text{we}}: \mathcal{W}(R'_1) \times \cdots \times \mathcal{W}(R'_k) \rightarrow \{0, 1\}
\]

denote a write enable signal of register \( R \in \text{out}(k) \). Let \( u_{\text{we}} \) denote the update enable signal of stage \( k \). If \( u_{\text{we}} \) is active, the output registers of stage \( k \) are updated. The value clocked into a register depends on whether an instance of \( R \) is also in the previous stage or not.

- If so, the new value is the value provided by \( f_k \) if \( f_{k,R\text{we}} \) is active and is provided by the previous stage if the write enable signal is not active. The clock enable signal for such a register is just \( u_{\text{we}} \).
- If not so, the new value is always provided by \( f_k \). The clock enable signal \( ce \) of the register is active iff both the write enable and update enable signals are active:

\[
\text{ce} = f_{k,R\text{we}} \land u_{\text{we}}
\]

If \( R \) is part of a register file (e.g., general purpose register file), one needs three signals in order to model the interface to the register file. The function \( f_k \) provides the data value (\( \text{Din} \)), the function \( f_{k,R\text{we}} \) the write enable input. Let \( \text{a}(R) \) be the number of address bits the register file takes and \( \mathcal{W}(R) = \{0, 1\}^{a(R)} \) the set of addresses the register file takes. Furthermore, let

\[
f_{k,R\text{wa}}: \mathcal{W}(R'_1) \times \cdots \times \mathcal{W}(R'_k) \rightarrow \mathcal{W}(R)
\]

denote the signal which is fed into the register file as address for writing data. This is illustrated in figure 1.

In case of a read access to a register file (e.g., operand fetching in decode stage), let

\[
f_{k,R\text{ra}}: \mathcal{W}(R'_1) \times \cdots \times \mathcal{W}(R'_k) \rightarrow \mathcal{W}(R)
\]

denote the signal which is fed into the register file as address.

![Figure 1: Signals required in order to write into a register file consisting of four registers. In this example, \( \alpha \) is two.](image)

### Table 1: The sequential scheduling of a three stage pipeline in the absence of stalls

<table>
<thead>
<tr>
<th>cycle</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td>( u_{\text{we}} )</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>( W_{\text{full}} )</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The signals \( f_{k,R\text{we}} \) and \( f_{k,R\text{wa}} \) are precomputed, as described in [21]. Let \( R_{\text{we},j} \) and \( R_{\text{wa},j} \) denote the precomputed versions of these signals in stage \( j \).

In addition to the register list, the transformation tool takes the functions (i.e., the signal names in HDL) as described above as inputs.

The circuits that provide the inputs to the functions \( f_k R \) and so on are modeled by the input generation function \( g_k \). In case of the prepared sequential machine the function just passes the appropriate register values and does not model any gates. We will later on modify it in order to introduce the forwarding hardware. Each time we mention a function name such as \( f_{k} R \) or \( f_{k,R\text{wa}} \), we omit the parameter \( g_k R \) of the function for sake of simplicity.

By enabling the update enable signals \( u_{\text{we}} \) round robin (table 1), one gets a sequential machine. In the following, we assume that this sequential machine behaves as desired. It will serve as a reference for the correctness proof. However, there is a vast amount of literature on formally verifying sequential machines, e.g., [16, 25].

### 3. ADDING A STALL ENGINE

In order to realize interlock, we need means to stall the execution in certain stages while the execution proceeds in the stages below. Thus, as first step of the transformation into a pipelined machine, we add a stall engine. A stall engine is a module that takes a set of stall signals for each stage as inputs and provides the update enable signals (latch advance signals) as output. This concept is taken from [20]. For this paper, we take a stall engine described in [12] and extend it by a rollback (squashing) mechanism: for each stage \( s \in \{1, \ldots, n-1\} \), a one-bit register \( \text{fullb}, s \) is added. In addition to that, a signal \( \text{full}, k \) is defined as follows:

\[
k \in \{1, \ldots, n-1\}: \quad \text{full}, k = \begin{cases} 1 & k = \text{full}, 0 \\ \\
0 & \text{otherwise}
\end{cases}
\]

The signal \( \text{rollback}_k \) indicates that a misspeculation is detected in stage \( k \). We will later on describe how this is done. Using the signal \( \text{rollback}_k \), a set of signals \( \text{rollback} \) is defined. The signal \( \text{rollback}^k \) is active if the instruction in stage \( k \) has to be squashed because of misspeculation.

\[
\text{rollback}^k = \bigvee_{j=k}^{n-1} \text{rollback}_j
\]
The signal \( \text{stall}_k \) is supposed to be active iff the stage \( k \) is to be stalled for any reason. We will define it later on. Using the full signal and the stall signal, the update enable signal is defined. A stage is updated if it is full and not stalled and if there is no rollback:

\[
\text{full}_k \land \neg \text{stall}_k \land \neg \text{rollback}_k
\]

The full bit registers are initialized with zero and updated as follows: A stage becomes full if it is updated or stalled:

\[
s \in \{1, \ldots, n-1\} : \quad \text{full}_s := \text{full}_{s-1} \lor \text{stall}_s
\]

The notation \( := \) with a register on the left hand side is used in order to denote the inputs of the register.

The signal \( \text{stall}_k \) is defined using a signal \( \text{dhaz}_k \), which indicates that a data hazard occurs in stage \( k \), and using a signal \( \text{ext}_k \) that indicates the presence of any other external stall condition in the stage, e.g., caused by slow memory. Stage \( k \) is stalled if there is a data hazard, or an external stall condition or if stage \( k+1 \) is stalled:

\[
k \in \{1, \ldots, n-1\} : \quad \text{stall}_k = (\text{dhaz}_k \lor \text{ext}_k \lor \text{stall}_{k+1}) \land \text{full}_k
\]

\[
\text{stall}_{k-1} = (\text{dhaz}_{k-1} \lor \text{ext}_{k-1}) \land \text{full}_k
\]

Using this stall engine, we can stall the machine in any arbitrary stage and the other stages keep running if possible. This includes removal of pipeline bubbles if possible.

## 4. FORWARDING

### 4.1 Generic Approach

The forwarding logic is added as follows: Let \( R \) be an input register of stage \( k \). If an instance of \( R \) is either output of stage \( k-1 \) or stage \( k \), nothing needs to be changed, i.e., no forwarding hardware is required. Assume register \( R \) is written by stage \( w \), i.e., \( R \in \text{out}(w) \). For example, in a five stage DLX as in [10], a GPR register operand is read in stage \( k = 1 \) (decode) but written by stage \( w = 4 \) (write back). In this case, one needs to add forwarding logic.

In case of a microprocessor, the result of some instructions are already available in an early stage. For example, in a standard five stage DLX the result of ALU instructions is already available in stage 2 (execute). These results are saved in a register. The transformation tool does not try to determine this register automatically. The designer is expected to name the register responsible for forwarding manually instead. We think that this manual effort is very low. In case of the five stage DLX, one needs to specify two registers, one in the execute stage and one in the memory stage.

The register is called forwarding register. Furthermore, we assume that as soon as a value is stored in the register, it is the final value as written into the register which is to be forwarded. Let \( Q \) denote the forwarding register for forwarding \( R \).

Using the write enable signals of \( Q \), a valid signal is defined as follows: The input is valid iff the register \( Q \) is written in stage \( k \) (as indicated by \( f_{Q\text{wve}} \)) or in any prior stage. In order to determine if it was written in any prior stage, we pipeline the valid bit by adding one-bit registers \( Q_{k} \). Thus, the valid signal of stage \( k \) is:

\[
Q_{k}\text{valid} = Q_{k} \land f_{Q\text{wve}}
\]

The register \( Q_{k} \) is updated with:

\[
Q_{k} := Q_{k+1}\text{valid}
\]

This allows defining signals \( R_{k}\text{hit}[j] \), which indicate the stage that the instruction writing the desired value of \( R \) is in. The hit signal of a stage is then active iff the stage is full, and the instruction in the stage writes the register that is to be forwarded, and the addresses match. For comparison, the precomputed versions of the write enable signal and of the write address of \( R \), i.e., \( R_{\text{wve}, j} \) and \( R_{\text{wua}, j} \), are used.

\[
\forall j \in \{k+1, \ldots, w-1\} : \quad R_{k}\text{hit}[j] = \text{full}_j \land R_{\text{wve}, j} \land (f_j R_{\text{wua}, j} = \text{Rwa}, j)
\]

The address comparison is realized with an equality tester. It is omitted if the register \( R \) is not part of a register file.

If any hit signal of a stage \( j \) is active, let \( \text{top} \) denote the smallest such \( j \):

\[
\text{top} = \min\{ j \in \{k+1, \ldots, w\} \mid R_{k}\text{hit}[j] \}
\]

In hardware, one uses a set of multiplexers for this task. If a hit signal is active, the value from the given stage is taken. Let \( g_k R \) denote the input value generated by the forwarding logic in stage \( k \) for register \( R \). If \( \text{top} \) is the stage the register \( R \) is output of, i.e., \( \text{top} = w \), one takes the value present at the input of the register:

\[
\text{top} = w \implies g_k R = f_w R
\]

If the hit is in any other stage, one takes the value which is written into the designated forwarding register \( Q \). Note that the write enable signal of that register might or might not be active. We therefore have to select the appropriate value. If the write enable signal is active, we take the value which is written. If not so, the register was written in an earlier stage already. We take the value from the previous stage therefore.

\[
\text{top} \neq w \implies g_k R = \begin{cases} f_{\text{top}Q} Q_{\text{top}} & \text{if } f_{\text{top}Q\text{wve}} \\ \text{otherwise} & \text{if } \text{top} \text{ undefined} \end{cases}
\]

### Data Hazards

This fails if a hit is indicated but the value forwarded is not valid yet, as defined above. For example, in case of the five stage DLX this happens if one has to forward the result of a load instruction that is in the execute stage. Thus, a data hazard is signaled in this case by activating \( \text{dhaz}_5 \). In addition to that, we enable \( \text{dhaz}_k \) if the data hazard signal of stage \( \text{top} \) is active.

Forwarding not only occurs while fetching operands. Many microprocessors, e.g., MIPS, use one or more delay slots for branch instructions, called delayed branch. Given a sequential implementation of a machine with delayed branch, the pipeline transformation tool automatically generates a pipelined machine with one or more delay slots.

### 4.2 Case Study

As case study, we applied our tool to a five stage DLX RISC machine. The machine does not feature a floating point unit. The machine uses a branch delay slot and therefore does not need specification for the instruction fetch. The prepared sequential machine reads the two GPR operands in the decode stage (stage 1). Given that \( C.2 \) and \( C.3 \) are used as forwarding registers for GPR, the tool generates the forwarding hardware depicted in figure 2. The figure shows the forwarding hardware for one operand (called \( GPRa \)) only. The interlock hardware is not depicted due to lack of space.

Note that this hardware gets slow with larger pipelines. With larger pipelines, one can use a find first one circuit and a balanced tree of multiplexers or an operand bus with tri-state drivers.
5. **SPECULATION**

As described above, the stall engine provides means to evict instructions from the pipe if misspeculation is detected in stage $k$ by enabling the $\text{rollback}_k$ signal. The designer is expected to state which input value is speculative and which value is speculated on. The transformation tool adds hardware which compares the guessed value with the actual value as soon as available and enables the rollback signal if the comparison fails. The comparison is done if the stage is full and not stalled in order to ensure that the input operands are valid. In case of a rollback, the correct value is used as input for subsequent calculations. We do not rely on the speculation mechanism to learn from the rollback. Thus, the guessed value provided by the designer has no influence on the correctness of the design; if the value is always wrong this just slows down the machine. Thus, it is a matter of performance only and not of correctness. We therefore do not have to argue about the value provided by the speculation mechanism.

For example, if one speculates on whether a branch is taken or not taken in stage 0 (instruction fetch), one can implement branch prediction. In addition to that, we implemented precise interrupts in a five stage DLX by speculating that an interrupt does not happen. The truth is detected in stage 4 at the latest. In case of a misspeculation, the pipeline is cleared using the rollback mechanism. This concept is taken from [23].

6. **FORMAL VERIFICATION**

6.1 Pipeline Properties

We verified the correctness of the generated machines using the theorem proving system PVS [8]. This comprises both data consistency and liveness. The data consistency criterion is taken from [20]: Let

\[ I_0, I_1, \ldots \]

denote an instruction sequence. For nonnegative integers $i$, pipeline stages $k \in \{0, \ldots, n-1\}$, and cycles $T$ we denote by

\[ I(k, T) = i \]

the fact that instruction $I_i$ is in stage $k$ in cycle $T$. This function is called scheduling function. In order to simplify some proofs, the domain of the function above is extended to cycles $T$ in which no instruction is in stage $k$ (i.e., the stage is not full). If the stage $k$ was never full before cycle $T$, $I(k, T)$ is supposed to be zero. If the stage $k$ was full before cycle $T$, the supposed value of the function $I(k, T)$ is defined using the value the function had in the last cycle $T' < T$ such that $\text{full}_k^{T'}$ holds. In this case, $I(k, T)$ is supposed to be $I(k, T') + 1$ in anticipation of the next instruction in the stage. In contrast to the definition of the scheduling function in [20], such a scheduling function is total.

Let $R_T^i$ denote the actual value of $R$ in the implementation machine during cycle $T$. The same notation is used for signals, e.g., $\text{full}_k^T$ denotes the value of the signal $\text{full}_k$ during cycle $T$.

For sake of simplicity, we omit rollback in the following arguments. For $T = 0$, $I(k, T)$ is zero for all stages. An inductive defi-
nition for \( I \) and \( T > 0 \) for a pipelined machine is [14]:

\[
I(k, T) = \begin{cases} 
I(k, T - 1) & : w_{k,T-1} \\
I(0, T - 1) + 1 & : w_{k,1} \land k = 0 \\
I(k-1, T - 1) & : w_{k,1} \land k \neq 0 
\end{cases}
\]

**LEMMA 1.** One shows the following properties of this function by induction:

1. For \( T > 0 \), the value of \( I \) for a given stage increases by one if the update enable signal of the stage is active:

\[
I(k, T) = \begin{cases} 
I(k, T - 1) & : w_{k,T-1} = 1 \\
I(k, T - 1) + 1 & : otherwise 
\end{cases}
\]

2. Given a cycle \( T \), the values of the scheduling functions of two adjoining stages are either equal or the value of the scheduling function of the later stage is one higher.

3. If the values are equal, the full bit of the later stage is not set.

\[
full^T_k = 0 \iff I(k-1, T) = I(k, T)
\]

Negating both sides of the last equation results in:

\[
full^T_k = 1 \iff I(k-1, T) = I(k, T) + 1
\]

### 6.2 Data Consistency

Let \( R \) be a register which is visible to the programmer. By \( R^S_k \) we denote the correct value of \( R \) right before the execution of instruction \( I_k \). Let instruction \( i \) be in stage \( k \) during cycle \( T \) and let \( R \in out(k) \) be a visible register. The data consistency claim is:

\[
R^S_i \equiv R^S_k
\]

This is shown by induction on \( T \). Due to lack of space, we omit the full proof. The interesting part is how to argue the correctness of the input values generated by the forwarding logic. For this paper, we restrict the proof to the case that a register \( R \) is read which is part of a register file and a hit signal is active with \( top \neq w \). In the following claims, let stage \( k \) be the stage for which forwarding is done, and let \( I(k, T) = i, full^T_k \), and \( R \in out(w) \) hold. Furthermore, let \( x \) be the operand of instruction \( I \) which is to be forwarded.

**LEMMA 2.** If there is an active hit signal, register \( R^S_i[x] \) is not modified from instruction \( I(top, T) + 1 \) to instruction \( i \):

\[
R^S_{i(top,T)+1}[x] \equiv R^S_i[x]
\]

It is not surprising that one argues about the instruction \( I(top, T) + 1 \). In case of an active hit signal, the forwarding hardware takes the output of the stage \( top \).

Due to lack of space, we omit the full proof of this lemma. It uses the following arguments: Since stage \( top \) is the first stage with an active hit signal, all stages above do not have the hit signal set. Let

\[
diff = I(k, T) - I(top - 1, T)
\]

denote the difference between the scheduling functions. Using lemma 1 one can argue that this is also the number of instructions (i.e., full stages) in the pipeline between stage \( k \) and \( top \). For an empty stage, nothing has to be shown since the values of the scheduling functions match. For a full stage one argues that the instruction in that stage does not write the register.

**LEMMA 3.** During cycle \( T \), let there be an active hit signal and let the data hazard signal be not active. The claim is that the input generated by the forwarding logic during cycle \( T \) are correct:

\[
g_kR \equiv R^S_i[x]
\]

**Proof**

The claim is shown inductively beginning with the last stage and proceeding from stage \( k + 1 \) to stage \( k \). In case of the last stage, which is stage \( n - 1 \), there is nothing to show since there is no stage below to forward from. Assuming the claim holds for stages \( k' \) with \( k < k' < n \), the claim is shown for stage \( k \) as follows:

As required in the premise, the data hazard signal \( R_{dhaz}^T \) is not active. By definition of the data hazard signal, this implies that the valid bit of the stage \( top \) is active and that the data hazard signal of stage \( top \) is not active.

As described above, one assumes the correctness of the inputs of the stages \( k' > k \) in order to show the correctness of the inputs of stage \( k \). Since \( top > k \), one can apply the induction premise for stage \( top \). This shows the correctness of the inputs of the stage \( top \).

The claim is now shown by a case split on the value of \( top \) (in PVS, a separate lemma is used for the possible values of \( top \)).

Let \( top \neq w \) hold, i.e., the hit is not in the stage which writes \( R \). As above, let register \( Q \) be the designated forwarding register and register \( A \) the register with the address. In this case, the forwarding logic returns the value written into \( Q \).

One can show that this value is the value of \( R^S_i[x] \) after the execution of the instruction in stage \( top \) by using that the valid signal is active, i.e.:

\[
g_kR = R^S_{i(top,T)+1}[x]
\]

Thus, the claim is transformed into:

\[
R^S_{i(top,T)+1}[x] \equiv R^S_i[x]
\]

Using lemma 2, the claim is concluded.

### 6.3 Liveness

The liveness criterion is that a finite upper bound exists such that a given instruction terminates. We omit the proof here. The templates for both the data consistency and the liveness proofs required a large amount of manual work in PVS (about one man-month).

### 7. CONCLUSION

We describe a method which aids the process of designing pipelined microprocessors by transforming a prepared sequential machine into a pipelined machine by adding forwarding and interlock logic. The transformation is not fully automated but the manual effort is very low, since the designer only has to specify the registers holding intermediate results.

The proof of correctness is limited to the changes made during the transformation; the correctness of the prepared sequential machine is assumed to be shown already. However, automated verification of sequential machines is considered state-of-the-art. As case study, we easily verify a sequential DLX without floating point unit using the automated rewriting rules and decision procedures of PVS. This machine is transformed into a pipelined machine. Besides the hardware, the tool generates the proofs necessary in order to verify the forwarding and interlock hardware, which yields a provably correct pipeline with forwarding.

### APPENDIX

#### A. REFERENCES


